Taranath H B, Velen Ruben Aranha, Rajesh Kamath. “A Review on Power Reduction Techniques in Low Power VLSI Design”. International Journal of Advanced Science and Technology, Vol. 29, no. 7, June 2020, pp. 11162-8, http://sersc.org/journals/index.php/IJAST/article/view/27534.