C.Padmini, JVR Ravindra. “Leakage Resilient Adder Using Dual Rail, Single Clock Adiabatic Logic Against DPA Attacks”. International Journal of Advanced Science and Technology, Vol. 29, no. 04, June 2020, pp. 6120 -33, http://sersc.org/journals/index.php/IJAST/article/view/27286.