Reddy, K. S., and H. N. Suresh. “FPGA Implementation of Reconfigurable FIR Filter Using Vedic Design With CLA Adder”. International Journal of Advanced Science and Technology, Vol. 28, no. 1, Sept. 2019, pp. 144 -61, http://sersc.org/journals/index.php/IJAST/article/view/228.