Govardhani. Immadi, M. Venkata Narayana, A. Sree Madhuri, D. Bhavya Sree, V. S. Charmila, W. Rachana. “Design and Implementation of High Speed Parallel Cyclic Redundancy Check-32 Bit Using Verilog”. International Journal of Advanced Science and Technology, Vol. 29, no. 05, May 2020, pp. 9897 -03, http://sersc.org/journals/index.php/IJAST/article/view/19468.