Suma Sannamani, Dr. Manjudevi, Suganya S. “The Tiled Cache Implementation for High Performance Processor”. International Journal of Advanced Science and Technology, Vol. 29, no. 05, May 2020, pp. 7430-8, http://sersc.org/journals/index.php/IJAST/article/view/18237.