Rashmi K M, Dr. K N Muralidhara. “Design of Scan Chain Using Level Sensitive Flip-Flops for VLSI Testing”. International Journal of Advanced Science and Technology, Vol. 29, no. 7, May 2020, pp. 2352-7, http://sersc.org/journals/index.php/IJAST/article/view/17973.