R.Brindha, S. “A Low Power FPGA Implementation of SHA3 Design”. International Journal of Advanced Science and Technology, Vol. 28, no. 16, Nov. 2019, pp. 188 -05, http://sersc.org/journals/index.php/IJAST/article/view/1671.