et al., M. S. “FPGA Implementation of 1D Median Filter Architecture for De-Noising Application”. International Journal of Advanced Science and Technology, Vol. 28, no. 11, Oct. 2019, pp. 421 -39, http://sersc.org/journals/index.php/IJAST/article/view/1119.