S. et al., “FPGA implementation of 1D Median Filter architecture for de-noising application”, IJAST, vol. 28, no. 9, pp. 254 - 270, Oct. 2019.