Dr. Khaja Mujeebuddin Quadry, D Chandrasekhar Nayak, Munyanaik Kethavath, Lavudi Srilatha, “Improved Performance Memory Module Using Verilog HDL”, IJAST, vol. 29, no. 5s, pp. 919 - 927, Apr. 2020.