[1]
S. A. R. N. M. Janaki Rani, “VLSI Design of Area Efficient Test Data Compression Architecture for IoT Devices”, IJAST, vol. 29, no. 4s, pp. 628 - 639, Mar. 2020.