[1]
Y. P. A. Narasimha Reddy, “TIMING ERROR AVOIDANCE TECHNIQUE USING TIMING CHECKER FLIP-FLOP UNIT FOR HIGH PERFORMANCE DESIGNS”, IJAST, vol. 29, no. 3s, pp. 1687 - 1692, Mar. 2020.