B. V. V. S. M Durga Prakash, “Gate Oxide overlapped Heterojunction Tunneling Transistor based Low Power SRAM Cell Topologies”, IJAST, vol. 29, no. 3, pp. 4319 - 4329, Mar. 2020.