[1]
S. V. K. R. S. E. R. A. D. Karthik Varthi, B. Sai Satish, “Design and verification of Discrete Time 3rd Order cascaded (2-1) Sigma Delta Modulator”, IJAST, vol. 29, no. 3, pp. 2932- 2939, Feb. 2020.