P. C. P. et. al, “High Speed and MOSFET Reduction Based 24t Adder for Multiplier Design”, IJAST, vol. 29, no. 04, pp. 109 - 115, Feb. 2020.