R. K. A. et. al, “EFFICIENT PERFORMANCE MODELLING AND IMPLEMENTING LPDIR AND DIR SADC MEMORY CONTROLLER USING VERILOG.”, IJAST, vol. 29, no. 2, pp. 2334 - 2347, Jan. 2020.