Namratha, Md. Bakhar, “Power and Area Constrained VLSI Implementation of Viterbi Decoder for High-Speed Communication Systems”, IJAST, vol. 29, no. 3, pp. 14698 -, Mar. 2020.