[1]
Vandana Shukla, O. P. Singh, G. R. Mishra, “Optimized Even/Odd Parity Generator/Checker Circuits with Reversible Logic Approach”, IJAST, vol. 29, no. 3, pp. 12076 - 12085, Mar. 2020.