Manoj S, Pavitha U S, “Design of Low-Power and High-Performance Wallace Tree Multiplier with Full Adder Modification”, IJAST, vol. 29, no. 7, pp. 13627 - 13632, Apr. 2020.