[1]
Uday J, Rajithkumar B K, “A Novel Architecture of 32 bit Modulo 2n-1 Adder”, IJAST, vol. 29, no. 7, pp. 11321-11326, Jun. 2020.