Taranath H B, Velen Ruben Aranha, Rajesh Kamath, “A Review on Power Reduction Techniques in Low Power VLSI Design”, IJAST, vol. 29, no. 7, pp. 11162-11168, Jun. 2020.