C.Padmini, JVR Ravindra, “Leakage Resilient Adder using Dual Rail, Single Clock Adiabatic Logic against DPA Attacks”, IJAST, vol. 29, no. 04, pp. 6120 - 6133, Jun. 2020.