[1]
Y. Sri Lakshmi, Dr. T. Vigneswaran, “Design and Implementation of High-Speed Vedic Multiplier Using Hybrid Full Adder”, IJAST, vol. 29, no. 3, pp. 10663 -, Mar. 2020.