[1]
S. P. C. A. K. Vidhu Baggan, “Power Efficient Control Unit Design Using 40nm Field Programmable Gate Array”, IJAST, vol. 28, no. 19, pp. 694 - 709, Dec. 2019.