[1]
Roopali Shinde, Prameela Kumari N, “Implementation Of 24-Bit Delay And Area Efficient Enhanced Equal Segment Adders”, IJAST, vol. 29, no. 08, pp. 4016-4030, Jun. 2020.