Mrs.V. Jeya Ramya, Mrs.A.Selvarani, L.Ashok Kumar, “Design of Modified High Speed Multiplier using Reversible logic and FPGA Implementation in Matrix Multiplication for Image Enhancement”, IJAST, vol. 29, no. 08, pp. 3945 - 3955, Jun. 2020.