[1]
Vasudha V.Patil, Anil J. Patil, Krupal P. Pawar, “Design and Implementation of High Speed, Low Power Vedic Multiplier”, IJAST, vol. 29, no. 04, pp. 4869 -, Jun. 2020.