[1]
Sree Kumar Reddy D. V., S. Ahmad Saidulu, M. Devi Sai Latha, K. Upendra, M. Meghana, “Design of High Sensitivity Gate All Around Nanowire FET”, IJAST, vol. 29, no. 04, pp. 4136 - 4142, Jun. 2020.