[1]
Mr. Manjunath K. M, Dr. K. N. Muralidhara, Dr. H. V. Ravish Aradhya, “Binary Multiplier (n-Bit Size) Design, Implementation, Analysis and Comparison of Various Logics”, IJAST, vol. 29, no. 7, pp. 8206-8223, Jun. 2020.