[1]
Sunny Saykar, Satish Sonwale, Sachin Yadav, Varsha Bendre, “Design of SRAM at Deep Submicron TechnologyNode”, IJAST, vol. 29, no. 9s, pp. 7351-7360, Jun. 2020.