[1]
Roopali Shinde and Prameela Kumari N, “Implementation of 24-bit Delay and Area Efficient Enhanced Equal Segment Adders ”, IJAST, vol. 29, no. 7, pp. 3588 - 3598, May 2020.