K. S. Reddy and H. N. Suresh, “FPGA Implementation of Reconfigurable FIR Filter using Vedic Design with CLA Adder”, IJAST, vol. 28, no. 1, pp. 144 - 161, Sep. 2019.