B.N. Srinivasarao, Dr. K. Chandrabhushana Rao, “Design And Performance Analysis of Modified 1 Bit Sram Architecture”, IJAST, vol. 29, no. 9s, pp. 6275 - 6284, Jun. 2020.