[1]
Nadendla Bhargava Sai , Venna Venkat Kumar, Cheruvu Krishna Chaitanya, Ngangbam Phalguni Singh, “2-bit Vedic Multiplier Design Using Urdhva-Tiryagbhyam and Modified-Gate Diffusion Input Technique”, IJAST, vol. 29, no. 06, pp. 5840 - 5848, May 2020.