[1]
Suma Sannamani, Dr. Manjudevi, Suganya S, “The Tiled Cache Implementation for High Performance Processor”, IJAST, vol. 29, no. 05, pp. 7430-7438, May 2020.