Rashmi K M, Dr. K N Muralidhara, “Design of scan chain using level sensitive flip-flops for VLSI Testing”, IJAST, vol. 29, no. 7, pp. 2352-2357, May 2020.