S. R.Brindha, “A Low Power FPGA Implementation of SHA3 Design”, IJAST, vol. 28, no. 16, pp. 188 - 205, Nov. 2019.