Dr.T.Rajendran, O.Vignesh, “Optimized Global Routing Techniques for Efficient VLSI Physical Layout Design ”, IJAST, vol. 29, no. 06, pp. 2570 - 2577, May 2020.