A. S. et al., “An Efficient VLSI Multiplier Design For Signal Processing”, IJAST, vol. 28, no. 13, pp. 308 - 320, Nov. 2019.