M. S. et al., “FPGA implementation of 1D Median Filter architecture for de-noising application”, IJAST, vol. 28, no. 11, pp. 421 - 439, Oct. 2019.