et al., S. (2019) “FPGA implementation of 1D Median Filter architecture for de-noising application”, International Journal of Advanced Science and Technology, 28(9), pp. 254 - 270. Available at: http://sersc.org/journals/index.php/IJAST/article/view/802 (Accessed: 12June2026).