M. Janaki Rani, S. A. R. N. (2020) “VLSI Design of Area Efficient Test Data Compression Architecture for IoT Devices”, International Journal of Advanced Science and Technology, 29(4s), pp. 628 - 639. Available at: http://sersc.org/journals/index.php/IJAST/article/view/6409 (Accessed: 26April2024).