Manoj S, Pavitha U S (2020) “Design of Low-Power and High-Performance Wallace Tree Multiplier with Full Adder Modification”, International Journal of Advanced Science and Technology, 29(7), pp. 13627 - 13632. Available at: http://sersc.org/journals/index.php/IJAST/article/view/29472 (Accessed: 30September2026).