C.Padmini, JVR Ravindra (2020) “Leakage Resilient Adder using Dual Rail, Single Clock Adiabatic Logic against DPA Attacks”, International Journal of Advanced Science and Technology, 29(04), pp. 6120 - 6133. Available at: http://sersc.org/journals/index.php/IJAST/article/view/27286 (Accessed: 3May2024).