Reddy, K. S. and Suresh, H. N. (2019) “FPGA Implementation of Reconfigurable FIR Filter using Vedic Design with CLA Adder”, International Journal of Advanced Science and Technology, 28(1), pp. 144 - 161. Available at: http://sersc.org/journals/index.php/IJAST/article/view/228 (Accessed: 18July2024).