Suma Sannamani, Dr. Manjudevi, Suganya S (2020) “The Tiled Cache Implementation for High Performance Processor”, International Journal of Advanced Science and Technology, 29(05), pp. 7430-7438. Available at: http://sersc.org/journals/index.php/IJAST/article/view/18237 (Accessed: 3May2024).