Rashmi K M, Dr. K N Muralidhara (2020) “Design of scan chain using level sensitive flip-flops for VLSI Testing”, International Journal of Advanced Science and Technology, 29(7), pp. 2352-2357. Available at: http://sersc.org/journals/index.php/IJAST/article/view/17973 (Accessed: 4May2024).