R.Brindha, S. (2019) “A Low Power FPGA Implementation of SHA3 Design”, International Journal of Advanced Science and Technology, 28(16), pp. 188 - 205. Available at: http://sersc.org/journals/index.php/IJAST/article/view/1671 (Accessed: 4May2024).