et al., M. S. (2019) “FPGA implementation of 1D Median Filter architecture for de-noising application”, International Journal of Advanced Science and Technology, 28(11), pp. 421 - 439. Available at: http://sersc.org/journals/index.php/IJAST/article/view/1119 (Accessed: 18July2024).