M. Janaki RaniS. Anandhi2, R. Neela,. 2020. “VLSI Design of Area Efficient Test Data Compression Architecture for IoT Devices”. International Journal of Advanced Science and Technology 29 (4s), 628 -39. http://sersc.org/journals/index.php/IJAST/article/view/6409.